Pinch-off Voltage Extraction of a JFET(Junction Field-Effect Transistor)
 

Connect

Drain to SMU1, Gate to SMU2, Source to SMU3

Bias

SMU1 : V Mode, Const, 20V

SMU2 : V Mode, VarA, -10V - 0V, 100mV step

SMU3 : V Mode, Const, 0V

Define User Function SID = sqrt(ID)

Graph

 X axis -> VG, Y1 axis -> SID
 

 

 

 Go to All Test Results Window

 
 
  Semiconductor / Display Testing System  
  928-8, Ipseok-dong, Dong-gu, Daegu [701-050] Korea    PHONE +82-2-53-984-7063~4     FAX  +82-2-53-984-7065